VHDLAdvanced
Testbench: Signed multiplier (VHDL)
Verify signed products, zero and representable boundaries.
Exercise objective
The DUT calculates the product of two values with the specified latency.
Prerequisites
- Read signals and write assertions in a VHDL testbench.
- Understand the circuit under test: The DUT calculates the product of two values with the specified latency.
Skills you will practice
- Signed
- Boundary
- Operation
Equipment and tools
- The VHDL editor and validation are available in the browser. You do not need an FPGA board for this exercise.