Skip to main content

Chargement…

Learn VHDL, from beginner to expert.

Learn

All courses
All exercises
Write a testbench (VHDL)
Quizzes
Projects
Certification

Resources

FPGA and VHDL articles
Careers
Community
Challenges
Leaderboard

Help

FAQ
Contact
Report a problem

Legal information

Legal notice
Privacy
Terms of use

© 2026 FPGAPourTousLearn FPGA, one step at a time.

My space Courses Exercises (current page)Quizzes Projects Certification

Blog
Careers
Community
Challenges
Leaderboard
FAQ
Contact
Report a problem

CoursesView all→

IP Integrator

Progress

Dashboard
Public profile
Badges
Daily quests
Leaderboard

Clock Divider to LED Chaser

Instructions

System behavior

The board clock and reset feed the divider and LED controller. The divider produces a slow tick that drives the chaser, and the generated 8 bits appear on the LEDs.

100%

Board Clock and Reset

fpga-pour-tous

Board LEDs

fpga-pour-tous

Design inspector

Selection

No IP selected.

Validation

Click validate to check your design

←Exercise list Next exerciseButtons to Counter and Display→