Blog
Careers
Community
Challenges
Leaderboard
FAQ
Contact
Report a problem

The Club

FR

CoursesView all→

Exercises→

IP Integrator

Progress

Dashboard
Public profile
Badges
Daily quests
Leaderboard

Counter to 7-Segment Display

Sign in

Instructions

System behavior

The BCD counter advances on the board clock. Its 0 to 9 value is decoded into segments, and the 7-segment display shows the current digit.

100%

Inputs

fpga-pour-tous

Output

fpga-pour-tous

Design inspector

Selection

No IP selected.

Validation

Click validate to check your design

←Exercise list Next exerciseClock Divider to LED Chaser→

Chargement…

>_FPGAPourTous

Learn VHDL, from beginner to expert.

Learn

All courses
All exercises
Write a testbench (VHDL)
Quizzes
Projects
Certification

Resources

FPGA and VHDL articles
Careers
Community
Challenges
Leaderboard

Help

FAQ
Contact
Report a problem

Legal information

Legal notice
Privacy
Terms of use

>_FPGAPourTous

My space Courses Exercises (current page)Quizzes Projects Certification

Blog
Careers
Community
Challenges
Leaderboard
FAQ
Contact
Report a problem

IP Integrator

Progress

Dashboard
Public profile
Badges
Daily quests
Leaderboard

Counter to 7-Segment Display

Sign in

Instructions

System behavior

The BCD counter advances on the board clock. Its 0 to 9 value is decoded into segments, and the 7-segment display shows the current digit.

100%

Inputs

fpga-pour-tous

Output

fpga-pour-tous

Design inspector

Selection

No IP selected.

Validation

Click validate to check your design

←Exercise list Next exerciseClock Divider to LED Chaser→