Chargement…

Asynchronous FIFO

Advanced

Simulate (GHDL)Sign in

00:00

Specification

01General Operation

The FIFO uses Gray pointers and two synchronizers per domain.

Behaviour

Fixed depth: four 8-bit words.
o_w_full prevents writes when the FIFO is full.
o_r_empty prevents reads when the FIFO is empty.

02Interface

Signal	Direction	Width	Description
`i_w_clk`	Input	1 bit	Input w clk
`i_w_reset`	Input	1 bit	Input w reset
`i_w_en`	Input	1 bit	Input w en
`i_w_data`	Input	8 bits	Input w data
`o_w_full`	Output	1 bit	Output w full
`i_r_clk`	Input	1 bit	Input r clk
`i_r_reset`	Input	1 bit	Input r reset
`i_r_en`	Input	1 bit	Input r en
`o_r_data`	Output	8 bits	Output r data
`o_r_empty`	Output	1 bit	Output r empty

← Stopwatch Timer