Specification
AdvancedRead the technical specification and design the complete VHDL. GHDL simulation validates your code.
Full SPI Master (Configurable mode)
Implement a generic SPI master controller supporting all 4 SPI modes, with clock divider, multi-slave and configurable frame sizes.
UART 8N1 Transmitter
Implement a complete UART 8N1 transmitter with baud rate generator and 4-state FSM driving the serial transfer.
Configurable Synchronous FIFO
Implement a synchronous FIFO with configurable width and depth, circular pointers and full/empty flags.
Single-Port RAM 256x8
Implement a single-port synchronous RAM of 256 words of 8 bits with synchronous read and synchronous write.
Dual-Port RAM 128x16
Implement a dual-port synchronous RAM of 128 words of 16 bits. Port A writes, port B reads.
Interrupt Generator
Implement an interrupt generator: each IT vector stays active for g_MIN_WIDTH_PULSE cycles then is reported in the status register.
AXI4-Lite Master
Implement a generic AXI4-Lite master capable of performing read and write accesses on an AXI4-Lite bus.
AXI4-Lite Slave
Implement a generic AXI4-Lite slave with simplified register interface.
AXI4 Master — Write Channels
Implement a simple AXI4 master managing the three write channels: Write Address (AW), Write Data (W) and Write Response (B).