Transparent Latch (FPGA Pitfall)

The transparent latch is a level-sensitive component (not edge-triggered). When i_enable = '1', output o_q follows input i_d in real time (transparent mode). When i_enable = '0', the last value is held.

• No clock: level-sensitive component