NAND Gate

The entity porte_nand has two inputs (i_a, i_b) and one output (o_q), all of type std_logic.

The output o_q is '0' only when both inputs are '1'. In all other cases, the output is '1'. It is the inverse of an AND gate.