Double Flip-Flop Synchronizer

The module synchronizes an asynchronous signal i_async onto the i_clk clock domain using a chain of g_STAGES flip-flops (default: 2). Output o_sync provides the synchronized signal. No reset required.