AND Gate

The entity porte_and has two inputs (i_a, i_b) and one output (o_q), all of type std_logic.

The output o_q is '1' only when both inputs i_a and i_b are '1'. In all other cases, the output is '0'.