Skip to main content
>_
FPGA
For All
Blog
Blog
Careers
Challenges
Community
Certification
Projects
The Club
FR
Chargement…
Specification
8x4 ROM
Intermediate
Create account
Templates
Sign in
Specification
01
General Operation
ROM Content:
Address
Data
000
0001
001
0010
010
0100
011
1000
100
1111
101
1010
110
0101
111
1100
02
Interface
i_addr
Direction
Input
Width
3 bits
Description
Address (0 to 7)
o_data
Direction
Output
Width
4 bits
Description
Data read
rom_8x4.vhd
Results
← 4-Bit Bidirectional Shift Register