PS/2 Receiver

Data is sampled on synchronized falling edges of the PS/2 clock.

Behavior

• A frame contains start 0, eight bits LSB-first, odd parity, and stop 1.
• valid pulses for a correct frame; frame_error pulses otherwise.
• The external clock is synchronized before edge detection.