Parallel Register with Scan Chain

On the rising edge of clk, synchronous active-high reset clears q. Otherwise, scan_enable=0 loads data_in in parallel; scan_enable=1 shifts q toward the most-significant bit and inserts scan_in at bit 0. scan_out exposes the old most-significant bit.