>_
FPGA
Pour Tous
Blog
Blog
Careers
Challenges
Leaderboard
Community
Certification
Projects
The Club
FR
Chargement…
3-bit 2-to-1 Multiplexer
Beginner
Simulate (Icarus Verilog)
Templates
Full bundle
Joker
Sign in
00:00
Reset
Import
Report a bug
Specification
01
Operation
The multiplexer is purely combinational.
Behavior
select=0
passes
a
.
select=1
passes
b
.
02
Interface
Signal
Direction
Width
Description
a, b
Input
3 bits
Data words
select
Input
1 bit
Selection
y
Output
3 bits
Selected word
multiplexer_3bit.v
Results
← Traffic-light Enable Gate