Chargement…

Hamming (7,4) Code

Intermediate

Simulate (Icarus Verilog)

00:00

Specification

01Operation

Positions 1, 2, and 4 carry even parity bits.

Behavior

The encoder places data at positions 3, 5, 6, and 7.
The syndrome locates a possible single-bit error and error_corrected reports it.
data_out returns the four corrected data bits.

02Interface

Signal	Direction	Width	Description
`data_in`	Input	4 bits	Data to encode
`code_out`	Output	7 bits	Generated Hamming word
`code_in`	Input	7 bits	Received word
`data_out`	Output	4 bits	Corrected data
`error_corrected`	Output	1 bit	Correction performed

← Programmable Timer