SPI Mode 0 Master

When start is accepted while idle, transmit tx_data MSB-first and sample miso on rising sck edges (CPOL=0, CPHA=0). Each half-period lasts CLK_DIV system clocks. done pulses when the byte completes; reset is synchronous and active high.