Wait-state Bus Master

start is accepted while busy=0. The master latches the transaction, asserts bus_cycle and bus_strobe, then waits for bus_ready. Reads capture bus_read_data; both directions pulse done for one cycle.