>_
FPGA VHDL
Pour Tous
Dashboard
Challenges
Leaderboard
Progress
Certification
Premium
FR
Chargement…
Home
/
Exercises
/
Specification
/
Intermediate
/
8x4 ROM
8x4 ROM
Intermediate
Download
Simulate (GHDL)
Sign in →
00:00
Reset
Rewards
Results
01
General Operation
ROM Content:
Address
Data
000
0001
001
0010
010
0100
011
1000
100
1111
101
1010
110
0101
111
1100
02
Interface
Signal
Direction
Width
Description
i_addr
Input
3 bits
Address (0 to 7)
o_data
Output
4 bits
Data read
rom_8x4.vhd
← 4-Bit Bidirectional Shift Register
16x4 ROM with Constant Array →