Testbench

2-to-1 multiplexer testbench

Beginner

01Objective

Test all eight combinations of i_d0, i_d1 and i_sel. The output must follow i_d0 when i_sel is 0 and i_d1 when i_sel is 1. Perform at least 4 checks with check_output. Your testbench must pass on the correct DUT and detect hidden faults.

02Operation

Behavior

The signal i_sel selects which path is forwarded to o_q.
When i_sel is 0, o_q follows i_d0; when it is 1, o_q follows i_d1.

Results

Ready to validate

Your testbench will run against the correct DUT and several hidden faults.

AND gate testbench 4-bit counter testbench

Beginner

Chargement…

>_FPGA For All

Learn VHDL, from beginner to expert.

Courses

VHDL
Verilog
SystemVerilog
FPGA
Hardware and PCB
Digital Electronics
Protocols
Zynq

Practice

All exercises
HW to simulation
VHDL specifications
Verilog specifications
Software to schematic
Block Design
Testbench
Leaderboard
Report a bug

Blog

FPGA & VHDL articles
Challenges
Certification
Community
FAQ

FAQ|Legal|Privacy|Contact||Terms

Testbench

2-to-1 multiplexer testbench

Beginner

Validate

01Objective

Test all eight combinations of i_d0, i_d1 and i_sel. The output must follow i_d0 when i_sel is 0 and i_d1 when i_sel is 1. Perform at least 4 checks with check_output. Your testbench must pass on the correct DUT and detect hidden faults.

02Operation

Behavior

The signal i_sel selects which path is forwarded to o_q.
When i_sel is 0, o_q follows i_d0; when it is 1, o_q follows i_d1.

Results

Ready to validate

Your testbench will run against the correct DUT and several hidden faults.

AND gate testbench 4-bit counter testbench

Beginner