T Flip-flop from D Flip-flop

When i_t='1', o_q toggles on rising edge of i_clk. When i_t='0', o_q stays stable. Synchronous active-high reset. Required structure: one d_flip_flop + one XOR gate (d = q xor t).